88K table walk

[John Mashey]

In article <415 at ncr-sd.SanDiego.NCR.COM> jml at ivory.SanDiego.NCR.COM (Michael Lodman) writes:
>According to Motorola, the 88200 CMMU does not cache the page and
>segment descriptors it fetches during a table walk. This would seem
>to me to have a negative impact on performance. Is this standard
>practise for table walks, and if not why did Motorola do it that way?
>John Mashey, perhaps you could tell me if MIPS does this.
Yes.  If it's in the cache, it's in the cache.
-- 
-john mashey	DISCLAIMER: <generic disclaimer, I speak for me only, etc>
UUCP: 	{ames,decwrl,prls,pyramid}!mips!mash  OR  mash at mips.com
DDD:  	408-991-0253 or 408-720-1700, x253
USPS: 	MIPS Computer Systems, 930 E. Arques, Sunnyvale, CA 94086